DSI internal peripheral
目录
Article purpose
The purpose of this article is to:
- Introduce the DSI peripheral and its main features,
- Indicate the level of security supported by this hardware block,
- Explain how each instance can be allocated to the three runtime contexts and linked to the corresponding software components,
- Explain, where necessary, how to configure the DSI peripheral.
Peripheral overview
The DSI peripheral implements all the protocol functions defined in the MIPI® Display Serial Interface (MIPI® DSI) specification. It provides an interface to communicate with a DSI-compliant display. The MIPI® DSI is part of a group of communication protocols defined by the MIPI® Alliance [1].
Features
Refer to the STM32MP15 reference manuals for the complete list of features, and to the software components, introduced below, to see which features are implemented.
Security support
The DSI is a non-secure peripheral.
Peripheral usage and associated software
Even if some MIPI DSI modes are supported by the DSI internal peripheral, in practice:
- software frameworks like U-Boot or Linux® kernel do not support all the possible modes.
- hardware integration constraints such as support for all the clock values or the pll configurations make it difficult to use all possible modes.
Select a MIPI DSI panel or bridge supporting the DSI video burst mode [2] because this mode is supported by all software frameworks and is easier to fine tune. Please consider the following recommendations when selecting a MIPI DSI panel or bridge for your project:
-
Pixel data transmission
- in DSI command mode: not supported by neither U-Boot nor Linux® kernel, use instead the DSI video burst mode.
- in DSI video mode:
- burst mode: supported
- non-burst mode with sync events or pulses: supported with clock constraints to be considered [2].
- Command transmission (initialization sequence, backlight...)
Boot time
The DSI is used at boot time for displaying a splash screen through the U-Boot framework [3].
Runtime
Overview
The DSI internal peripheral runs on the Arm® Cortex®-A7 non-secure core to be controlled by the Linux® DRM/KMS framework.
Chapter Peripheral assignment describes which peripheral instance can be assigned to which context.
Software frameworks
Domain | Peripheral | Software frameworks | Comment | ||
---|---|---|---|---|---|
Cortex-A7 secure (OP-TEE) |
Cortex-A7 non-secure (Linux) |
Cortex-M4 (STM32Cube) |
|||
Visual | DSI | DRM/KMS framework |
Peripheral configuration
The configuration is applied by the firmware running in the context to which the peripheral is assigned. The configuration can be done alone via the STM32CubeMX tool for all internal peripherals, and then manually completed (particularly for external peripherals), according to the information given in the corresponding software framework article or for Linux® in the DSI device tree configuration article.
Peripheral assignment
Internal peripherals assignment table template
| rowspan="1" | Visual | rowspan="1" | DSI | DSI | | ☐ | | |-
|}
How to go further
Refer to the STM32 DSI application note (AN4860) [2] for a detailed description of the DSI peripheral and applicable use-cases.
Even if this application note is related to STM32 microcontrollers, it also applies to STM32 MPUs.